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ABSTRACT 
Reported upon in P a r t  I is a computer program which makes i t  pos-  
sible to analyze e lec t r ica l  networks consisting of l inear and  nonlinear 
r e s i s t o r s ,  inductors, and capacitors excited by voltage and cu r ren t  
sources  which may be a r b i t r a r y  functions of t ime,  Circui t  configura- 
tions and analytical  resu l t s  a r e  displayed on a cathode-ray-tube out- 
put of a t ime-shared computer,  Also presented is a summary  of work 
under way in logic design and synthesis through use of a digital com- 
puter .  A low-cost teletype-operated graphical display is described a s  
well a s  a new approach to nonlinear c i rcui t  analysis  through use of a 
computer.  
P a r t  I1 re la tes  to conduction processes  in thin films. 
motivated by a des i re  to understand better mechanisms by which 
conduction takes place in thin semi-insulating f i lms and between 
sandwich layers  of these f i lms ,  
hicle for the investigations, 
st imulated emission cur ren ts  in CdS; measurements  of b a r r i e r  
height, b a r r i e r  width, and immobility density; optically modulated 
conductivity with voltage de -excitation; gr id-  s t ructure  formations of 
me ta l  films; triode construction and formation of blocking gr id  con- 
tact; f r inge-step measurements  negative resis tance in CdzS f i lms;  
and P-type CdS f i lms.  
This work is 
Cadmium sulfide is used a s  a ve-  
Topics reported upon include: thermally 
J F. Reintjes 
Professor  of Elec t r ica l  Engineering 
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A .  DIGITAL COMPUTER SIMULATION O F  ELECTRICAL 
NETWORKS 
Professor  M. L. Dertouzos 
Mr Char les  W .  Ther r i en ,  
Graduate Student 
A method i s  being investigated for the on-line simulation of 
This  method t r ea t s  networks consisting of e lectr ical  networks.  
l inear  and nonlinear r e s i s t o r s  as  well as inductors and capac i tors .  
A given network can be excited with voltage and cu r ren t  sources  which 
may  be a rb i t r a ry  functions of t ime.  
node in the network may then be cal led for a s  output. 
The voltage response a c r o s s  any 
The computer model for  the network consis ts  of l i s t s  of s torage 
r e g i s t e r s  representing the branches connected to other lists r e p r e -  
senting the nodes. 
a s  follows. The nodes a r e  assigned fixed node potentials.  
a c r o s s  each branch, and hence the cur ren t  through i t ,  i s  determined 
by the two nodes to  which it is  connected. 
sum of the branch cu r ren t s  a t  each node to  be z e r o .  If the sum i s  
not ze ro ,  new node potentials c loser  to  the equilibrium values are 
computed by perturbing the old ones in a prescr ibed manner  This 
process  i s  repeated until the equilibrium values a r e  obtained within 
a specified tolerance.  
The method for solution at each instant of t ime i s  
The voltage 
Equilibrium requi res  the 
Thus f a r ,  a computer program f o r  use  on the Pro jec t  MAC t ime-  
sharing system has been written to apply the foregoing method to 
l inear  RLC networks excited with s tep and sinusoidal cur ren t  and 
voltage sources .  
given l inear  network. 
ing up to  about 8 nodes and 12 branches is  of the o rde r  of a few seconds.  
The program computes an accurate  solution to any 
Computer t ime for solution of networks contain- 
An example of a c i rcui t  analyzed by the foregoing program i s  shown in  
the accompanying i l lustrat ion,  
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I I 
- All values in ohms, 
henrys, and farads 
( a ) Twin-T Filter 
VOLTS 
SECONDS 
( b ) voltage v(t) in Response to Unit Step 
Res onse of a Twin-T Filter as Computed 
and)Plotted by the Circuit-Analysis Program 
- 3 -  
B.  AN INPUT-OUTPUT PROGRAM 
USING CATHODE RAY TUBE 
FOR ELECTRONIC CIRCUITS 
Professor  M .  L. Dertouzos 
M r .  Arthur A.  Dvorak, J r  ., 
Unde r gr  aduat e Student 
A computer p rogramhas  beeq writ ten which allows an operator 
to portray quickly and easily planar e lectronic  c i rcui ts  on the 
Electronic Systems Laboratory console display a t  Project  MAC. 
Circuit  elements a r e  formed by moving a tracking light pen to  the 
des i red  position on the sc reen  and actuating an "element button". 
Circui t  charac te r i s t ics  a r e  described in a list s t ructure  with 
pointers .  
above, c i rcui ts  with multiple elements can be displayed and their  
response to various types of excitation readi ly  determined. 
Used in conjunction with the analysis program described 
C ON-LINE'SWITCHING-FUNCTION SYNTHESIS WITH ARBITRARY 
SETS O F  LOGIC GATES 
Professor  M.L. Dertouzos 
Mr .  Paul  J .  Santos, J r  ., 
Research  Assistant 
The central  a im of logical design is  the synthesis of any given 
switching function in t e r m s  of given se t s  of e lementary building blocks, 
f o r  the optimization of some performance index in the presence of 
cons t ra in ts .  
methods for the solution of certain specific instances of the problem 
(such a s  minimization of building-block inputs with a two-level, 
AND-OR realization),  no fully algorithmic method ex is t s  for the 
solution of the m o r e  general problem. 
Although present state of the a r t  yields algorithmic 
Solutions to the general problem a r e  being developed through 
use of an on-line computer process  in which the machine accomplishes 
those computational tasks  which can be algorithmically specified 
and the use r  provides those decisions which h e  is  better qualified to  
make .  
heuris t ic  procedures which subject t o  cer ta in  conditions guarantee 
convergence of the process ,  
method of synthesis yields more  economical s t ruc tures  than thosq 
obtained by brute -force alternatives.  
The machine portion of the system i s  based on a set  of 
Results obtained to date indicate that this 
-4 - 
using successive local-optimization procedures,  and does not 
depend on impractical  (and usually impossible) exhaustive searches  
through all possible solutions. 
work will be i ssued  during the Fal l ,  1965. 
It is  expected that a repor t  on th i s  
D. SINGLE THRESHOLD ELEMENT REALIZABILITY B Y  
MINIMIZATION 
Professor  M.L. Dertouzos 
Mr.  Zachary Fluhr,  
Graduate Student 
1 Previous work has  shown that the problem of determining 
whether an a rb i t ra ry  Boolean function of N var iables  is  realizable 
with a single threshold element can be reduced to  the problem of 
minimizing a quantity which i s  a function of Nt1 var iables .  
properties of this quantity a r e  being derived and studied. 
be shown, for example, that the quantity may be interpreted 
geometrically as  a s t ructure  of intersecting N t 1  dimensional 
hyperplanes. 
N-variable Boolean function, and if the given Boolean function 
i s  realizable,  i t s  associated hyperplane will be "flat" with z e r o  
height. The hyperplanes a r e  so situated that they form the boundary 
of a convex body and hence the quantity contains no "pockets" of local 
minima,  
techniques inNt1  space which seek a local minimum point. 
virtue of the convex nature of the quantity, any point satisfying local 
minimum conditions must  a1 s o sati  sfy absolute minimimum conditions, 
h i 11 - descending techniques will lead to  the required solution. 
Several  
It can 
Each of these hyperplanes corresponds to so- 
This property enables a computer to employ hill-descending 
Since, by 
Several hill-descending techniques for performing a minimization 
process  a re  being studied and a r e  yielding dependable r e su l t s .  
question of the complete generality of these methods, however, i s  
st i l l  an open one. 
The 
Dertouzos, Michael L . ,  "Threshold Element  Synthesis", Report  
ESL-R-200, M.I .T.  Project  DSR 9891, June, 1964. 
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E .  A LOW-COST TELETYPE-OPERATED GRAPHICAL DISPLAY 
Professor  M.L. Dertouzos 
Mr . Kenneth J .  Olshansky, 
Graduate Student 
A graphical display device that can  be operated from low-speed 
data sources  such a s  those found in t ime-shared  computer installations 
i s  being investigated. 
produces ha rd  copy. 
conversion of binary data into graphical form.  
pr imar i ly  accomplished by the use of tuned dynamic networks at 
each ax is .  Inclusion of mechanical networks, use of cer ta in  
specific to rquers  for actuators,  and the over-al l  system organization 
were motivated by a desire  to  keep cost  a t  a minimum. 
does not influence adversely performance or speed of operation. 
la t te r  i s  fundamentally determined by low teletype information r a t e s  
arid by upper bounds on the torque-to-inertia ra t ios  of reasonably- 
sized ac tua tors ,  
principle a r e  discussed which will l ead  to  curvature  control, data 
smoothing, high-bandwidth plotting and other desirable propert ies .  
The device i s  basically incremental  and 
A novel feature of this  device i s  the manner  of 
This  conversion i s  
This objective 
The 
Theorf t i ca l  extensions of the foregoing basic 
F SIMULATION O F  NONLINEAR CIRCUITS 
D r  , Jacob Katzenelson, 
Mr . David Evans, 
Staff Member 
Re search Assistant 
A general outline of the goals of this r e sea rch  was given in 
Presented here  i s  a the preceding status repor t ,  ESL-SR-225. 
description of the par t  of the simulation system which actually 
calculates the circui t  response for  any given sources  and any 
initial conditions. The structure of this par t ,  called the analytic 
par t ,  i s  described and discussed from two points of view: 1) ability 
oi the system to grow, 
programs implementing the analytic par t  have been written in AED-0 
language 
will enable the system to solve networks consisting of time -dependent 
sources  and RLC elements whose charac te r i s t ics  a r e  piecewise l inear  
and can be either monotonic or nonmonotonic 
2 )  minimization of computation t ime.  Computer 
a and a r e  in  various stages of debugging. Once debugged they 
-6 - 
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The other pa r t s  of the sys tem,  which provide the necessary  link 
~ between the u s e r  and the analytic par t ,  a r e  only briefly mentioned 
he re .  
tat ion will  s t a r t  soon. 
is the representat ion of the network i n  the computer and a s e t  of 
subroutines which p e r f o r m  two functions 
generate  f r o m  the data  s t ruc tu re  a l l  the information required by the 
analytic p a r t  and i n  the f o r m  i n  which this p a r t  needs it. 
other hand, they modify the data s t ruc ture  accor\,.ing to the u s e r ' s  
commands. The u s e r ' s  commands a r e  i ssued  through the CADET 
sys t em which is cur ren t ly  under development by another group i n  
the laboratory.  The CADET i s  a verbal-graphical  communication 
sys t em which accepts commands f rom the typewriter and the CRT 
display unit i n  a form which resembles  natural  language, in te rpre ts  
them and activates the suitable subroutines. 
These pa r t s  a r e  i n  the final planning s tage and their  implemen- 
These  par ts  consis t  of a data s t ruc tu re  which 
On the one hand they 
On the 
9 
1. Theoret ical  Background -
This sect ion descr ibes  the networks that the : [stem will be able 
to s imulate  in  i t s  f i r s t  stage and the method i n  which this simulation 
is performed.  We a r e  going to follow closely the definitions and the 
notations of Reference 1, and the reader  is r e f e r r e d  to that paper for  
the m o r e  technical proofs and procedures .  
We as sume  familiari ty with network theory so  that the basic con- 
2 
cepts need not be defined. 
of points, called nodes, and a s e t  of connecting branches.  Each branch  
represents  a physical two-pole. 
e i ther  a single source  o r  a single element such  as a r e s i s t o r ,  a capa- 
c i tor  o r  an  inductor. F o r  each of these elements we shal l  p resent  a 
simplified definition, narrower than the one given i n  Reference 1, but 
sufficient to cover the cur ren t  work. 
i f  it is defined, for  each t ime t, by a s e t  of ordered  pa i rs  (v, i ) ,  where 
v and i a r e  finite numbers representing a l l  the possible values,  a t  
t ime t ,  of the voltage and cur ren t  associated with the r e s i s to r .  The 
s e t  of ( e , i )  is called the character is t ic  of the r e s i s to r  and for s impli-  
city it i s  assumed he re  that the character is t ic  i s  t ime-invariant.  
r e s i s t o r  is current-control led i f ,  for  a l l  cur ren ts  i n  the interval 
A network may be considered a s  a s e t  
- -.- 
In this work the branches consis t  of - --. 
- 
A two-pole is called a r e s i s t o r  -- 
A 
- 8 -  
( -  00, a), the voltage e is a (single valued) function of the cur ren t  i .  
A voltage-controlled r e s i s to r  i s  defined in  a dual manner .  Figure 1 
presents  examples of current-  and voltage-controlled r e s i s to r s .  
A two-pole i s  called an  inductor if i t  i s  defined, for each t ime t, 
by a s e t  of ordered pa i rs  (+, i )  which represent  the instantaneous 
flux and current associated with the inductor. 
inductor is given by e = 3. A two-pole is called a capacitor if i t  
is defined, for  each t, by an ordered  pair  (q, e )  representing the in- 
s tantaneous charge and voltage associated with the capacitor. \ The cu r ren t  
through the capacitor i s  given by i = =. 
trolled inductor, and the charge-  and voltage-controlled capacitors 
a r e  defined a s  in  the case  of the r e s i s to r .  
The voltage ac ross  the 
- dq The flux- and current-con- 
In this stage of the work we consider only elements whose charac-  
te r i s t ics  can be represented by a function defined on the interval  
( - 00, 00). Thus, r e s i s to r s  represented by Figs .  la and lb  a r e  
acceptable while the r e s i s to r  represented by Fig.  lc,which i s  neither 
voltage- nor current-controlled,will not be considered. An additional 
condition is imposed in a la ter  section where the charac te r i s t ics  a r e  
required to be  piecewise l inear .  
o rde r  to gain computation speed and i t  is not a limitation on the theory 
o r  the ability to handle elements whose description by a piecewise 
l inear approximation is not satisfactory.  ) 
(This requirement  i s  imposed in 
Reference 1 discusses  in  detail  the question of existence and 
uniqueness of the response of networks which consis t  of the above 
type of elements and independent sources .  It is shown that under 
cer ta in  conditions the response e x i s  t s, is unique, and i s  defined 
by a se t  of ordinary differential equations satisfying some Lipschitz 
conditions. These conditions a r e  of two types: (1 )  the network 
elements must have charac te r i s t ics  which sa t i s fy  suitable Lipschitz 
conditions; ( 2 )  The networks must  sat isfy cer ta in  topological conditions. 
I t  should be noted that a network which sa t i s f ies  (1)  and (2 )  can  have 
elements with nonmonotonic charac te r i s t ics  and that the elements '  
character is t ics  need to be continuous but not differentiable.  
3 
Let q be  a nonlinear RLC network which sa t i s f ies  (1 )  and ( 2 )  and 
let us concentrate our attention on the computational aspects  of 
finding the network response.  
-9-  
\ I  
( b )  ( C )  
Fig. 1 The characteristics of voltage controlled resistor (a) and 
current-control led resistor (b). (c) i s  neither voltage 
nor current controlled. 
- 10- 
Let us denote the vectors  whose components a r e  the voltages and 
charges of the capacitive branches by e and q respectively. Similarly,  
denote vectors whose components a r e  the voltages and cur ren ts  of 
the respective branches by e 
of the inductive branches by* 
a r e  denoted by the vectors  E and J respectively. 
- C  - C  
and L respectively; fluxes and cur ren ts  - r  - r  
and i 
L - L' Voltage and cur ren t  sources  
- - 
By ( E ~ ,  y c )  we denote the vector whose components a r e  the capaci- 
tors' voltages and the capacitors'  charges a r ranged  a s  the notation 
implies:  The capacitor voltages which correspond to e came f i r s t  
and the capacitor charges ,  q second. 
a r e  defined s imilar ly .  
-c  
(e2,i2), (leL ,iL) and (E, - -  J) - c' 
Assume that init ial  conditions were  applied to the network a t  t ime 
t Let us 
replace each capacitor with a voltage source  whose voltage is equal 
to the voltage of the replaced capacitor and replace each inductor with 
a cu r ren t  source whose value is equal to the cur ren t  of the replaced 
inductor. We are left with a network which contains r e s i s to r s  and 
sources  only. Some of these sources  can be eliminated by opening a 
source  from each loop which contains voltage sources  only and doing 
the dual operation on the cur ren t  source (Section V I  of Ref. 1). The 
resulting network which contains r e s i s to r s  and sources  only is denoted 
by qR and its sources  by (E R R  , J ). 
and le t  us consider the network variable at t ime t, t > t 
0 0' 
- 
Now, currents  and voltages of qR a r e  uniquely determined by 
R R  R 1 
(E_ , J ) and (E R ,  ) is a l inear  combination of ( e  E ,  i J ). - - c '  - - L ' -  
R R  Let  us denote the mapping from (E - , J ) to ( e  , i ) b y i R  and the 
R 
J l inear mapping from (e  E_ ) , (iL, J ) to (E R-r ,J R r  ) by 1; and I - c '  -
r e s  pec tively . We get : 
and 
Let us now consider the capacitors i n  the network. Let  us replace 
e a c h  res is tor  and each inductor with a cu r ren t  Source with cur ren ts  equal 
to the currents of the replaced element. Some of the sources  can be 
-11- 
eliminated a s  the network may now containcut s e t s  which consist  of 
cur ren t  sources  only. 
III of Ref .  1) and denote the resulting network by qc and i ts  sources  by 
( E c ,  A'). 
between the capacitive network and the resis t ive network. 
this analogy we have to define a n  additional var iable .  Le t  T be a t r ee  
( o r  ra ther  a fores t  as q might be unconnected) of r)  . To each funda- 
mental  cutset  of T 
charges on al l  capacitors of that cutset. 
components a r e  q The variables ( e  ) and ( E C ,  - 2 )  of q a r e  
analogous to the var iables  (e  i and ( E R ,  J ) of q R ,  where q plays - r 1 -  - _  - 
the role  of a "charge source" and, together with q 
hoff's cur ren t  law in  the s a m e  way as J R  and i 
Thus we can define the mapping 
Let us  eliminate the extra  sources  (Section 
The computation process  takes advantage of a n  analogy 
To  establish 
C 
C C 
we ass ign  a variable q. equal to the s u m  of the 
C 1 
q will denote the vector whose - 
C 
- cy  IC 
R i "  
satisfies Kirch-  
R -c satisfy i t  in  q , - r  - 
E - c' = ( 5 )  
where  f and f both represent  mappings f r o m  the source  space of 
a one-element-kind network to the space of i t s  branch var iables .  
Since q: i n  any fundamental cutset  is equal to the sum of the capacitor 
-c  -R 
I 
c h a  1 - f i  c s 
w h e r e  
Let  us consider the inductors in the network, Le t  us replace each 
capacitor and r e s i s to r  in the network by a suitable voltage source ,  
eliminate the extra  source  and denote the network by r )  
L L  L by (E_ , J ). As in the capacitive case  we choose a fores t  -rL of r)  ~ 
With each fundamental loop of qL we associate  a var iable  c+ 
the slim of fluxes i n  the loop. 
L 
q 
and $ plays the role  of "flux source" 
L and i t s  sources  
equal to 
Once again we get a n  analogy between 
i 
and qR where ( k L , ~  ),(k, JL) is analogous to ( e  i ) ,  ( C R ,  J R )  r - 1' '- L 
Thus we can define the mappings - 
-12- 
d L 
dt - - + =  E -
We note that - q a n d k  play a n  important role  in  the circuit .  They 
can be called the s ta te  var iables  and equations (1)  through (1 1)  can be 
reduced to a s e t  of f i r s t  o rder  differential equations i n  q and k. 
addition, f o r  E - and - J that a r e  piecewise continuous functions of t ime, 
- q and& a r e  continuous and differentiable functions of t ime and there-  
fore  they can be evaluated by using s tandard integration routines. 
In - 
Figure  2 provides a graphical description of equations (1) through 
(11). 
on the s t ructure  of the computation. 
In the next section this figure is discussed in detail with emphasis 
2.  Computational Structure  
Let us  consider Fig.  2. Figure 2 descr ibes  graphically the relations 
between the network var iables  which a r e  expressed i n  equations (1) 
through (1 1). 
corresponds direct ly  to this figure. 
to "procedure calls." 
left, the "output" var iables  to the cal l  on the right. The a r rows  
indicate transfer of values of var iables  between the procedures.  
example: an a r row f rom the output of A block to the input of B indicates 
that the resul t  of A is input for B. 
The computational s t ruc ture  of our simulation sys tem 
The blocks of Fig.  2 correspond 
The "input" var iables  to the cal l  appear on the 
F o r  
The tall, narrow blocks stand for equations ( 2 ) ,  ( 3 )  , ( 5 ) ,  (7), ( 9 )  
1 and (11). 
a simple multiplication of the input vector  by a suitable submatr ix  of 
the (fundamental) cutset  matr ix .  Therefore,  these blocks a r e  implemen- 
ted a s  two procedures; one of them multiplies a vector by a submatr ix  
and the second multiplies a vector by the t ranspose of a submatrix.  
As was mentioned above,a11 of them a r e  l inear and represent  
- 1 3 -  
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I- 
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. .  
I I \  
eR 
- ER 
I 
c 
JR ‘R -ld ( I )  
1 
L 
(I I) 
L 
1 ‘L 
I + 
Fig. 2 Computation Structure 
(Numbers in parentheses refer to equations in text) 
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The broken line defines a la rge  block D which has  an  important 
F o r  each instant of t ime t, the 
- 
computational and physical meaning. 
inputs to this block a r e  the values of the s ta te  var iables  k, q and the 
sources  which correspond to t ime t. 
value of 4 and &. The integration block cal ls  D, and f rom the values 
of the s ta te  vectors  and their derivatives a t  t ime t i t  calculates the 
values of the s ta te  vector for t ime t t At. 
the network variables e 
s tored  i n  the process  of evaluating the derivatives and these var iables  
constitute the resul ts  of the computational process .  
- 
The outputs a r e  the corresponding 
We note that the values of 
, g c ,  er , r, 9 L ,  iL a r e  evaluated and 
As explained above we have built into the simulation sys tem the 
ability to solve piecewise l inear RLC networks. In the following we 
discuss  the ability of the computation s t ruc ture  to be adapted for the 
solution of network problems which a r e  new o r  different f rom those 
which were  programmed into the system. 
remain  par t  of the system,the ability to adapt represents  the ability 
to grow. 
As any new features  would 
As is c lear  f rom F i g .  2, the computation s t ruc ture  is partitioned 
into blocks each performing a cer ta in  computation function. 
consider the integration block: If the use r  is unsatisfied with the 
integration formula provided by the sys tem,  he can wri te  his own 
formula and substitute his own procedure to replace the sys tem block 
of F i g .  2 .  
mostly on the ability of the block that solves one-element-kind networks. 
We have programmed into the sys tem a procedure to solve networks 
whose elements a r e  piecewise l inear  and for  r e s i s to r s ,  ei ther voltage 
o r  cur ren t  controlled (charge and voltage controlled for  capaci tors ,  
flux and cur ren t  controlled for inductors). 
procedure and substituting i t  instead of the present  one, the ability of 
the sys tem can be extended to handle networks with other types of 
elements.  
a r e  continuous but not piecewise l inear ( see ,  however, r emarks  a t  
the end of Section 3) ,  elements with pa rame t r i c  description, elements 
with hysteresis ,  and dependent sources  . 
Let us 
The type of networks that the sys tem can handle depends 
By writing a suitable 
In particular, this applies to elements whose charac te r i s t ics  
The next section contains two topics with a common theme. The 
I topics a r e  ( 1 )  the data s t ruc ture  for the var iables  and i t s  relation to  
-15- 
. the procedures ,  and ( 2 )  the procedure for solving one-element-kind 
networks. The common theme is minimization of computation t ime. 
3 .  Computation Time, Data Structure of the Variables and the Basic 
Procedures  
The data s t ruc ture  and the procedures which a r e  called to calculate 
the network response were  chosen pr imari ly  to  minimize computation 
t ime. 
cribed, together with consideration of the t ime element. 
In this section the data s t ruc ture  and the procedures  a r e  des-  
F r o m  the discussion of the first section i t  is c lear  that our main 
concern is m i  th vector variables.  Vectors can  most  efficiently be 
handled by storing them a s  a r r a y s  and s o  enabling the computer to 
handle them with the help of i t s  index r eg i s t e r s .  
approach involves a large waste of space a s  the s ize  of the a r r a y  has 
to correspond to the la rges t  problem the program intends to solve. 
These conflicting demands of t ime and space found an e legant  solution 
by using some special  features of AED-0. 
r eg i s t e r s  (bead) of the s i ze  that the problem demands i s  f i r s t  obtained 
f r o m  f r e e  s torage.  
makes the procedure consider the bead taken f r o m  free s torage  as a n  
a r r ay .  
the s e t  of consequence reg is te rs  is again considered to be a bead. 
i t  contains resu l t s ,  e.g. values of i for  t - t ,  i t  is put on s tack  and 
another bead is taken from f r ee  s torage to accommodate the cu r ren t  
values for the nextinstant of t ime. 
In xustdmary 'use this 
8 A s e t  of consecutive 
Next,a procedure is called in a special  way that 
Once the procedure has returned control to  the calling program 
If 
- r  
As was mentioned in  the previous section,the relations expressed  
in equations (2 )  , (3 ) ,  (5 ) ,  ( 7 ) ,  (9)  and (1  1) can  be expressed  as 
multiplication of a vector b y  a submatrix (or  i t s  t ranspose)  of the funda- 
mental  cutset  matrix.  
fo rmed  extremely fast if the submatrix is formed f rom consecutive 
rows and columns of the matr ix .  This enables efficient use  of the com- 
puter index reg is te rs .  
Matrix multiplication of this nature can be p e r -  
This can be achieved by choosing a t r ee  according 
to Bryant 's  procedure 1 , 4  and arranging the elements in  the cutset  mat r ix  
in  the way shown in  Fig.  3 .  
single bead which enables the program, when necessary,  to handle the 
cur ren ts  of the network as  one a r r ay  ra ther  than i 
The network variables a r e  a r ranged  in  a 
t i L  t J. The -r - 
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shaded a r e a  i s  an  example of evaluating E and J f rom ( E ,  - -  e c )  and 
We summar ize  the discussion cof the data s t ruc tu re  of the analytic 
- - 
(iL, J ) .  
par t  a s  follows: 
data s t ruc ture  ( r a the r  than l is ts  of one kind o r  another) since they 
provide both an  efficient and a n  elegant computation process .  
The l inear  a r r a y  and the mat r ix  a r e  used a s  the basic  
Le t  us consider in  some detail  the procedure which sblves the 
res i s t ive  network and calculates the branch cur ren ts  and voltages 
(-r e , ir) from the values of the sources ,  (E_ , ) *  Except i n  some 
degenerated cases ,  this procedure has to solve a s e t  of simultaneous 
nonlinear algebraic equations, a task which is, relatively speaking, 
quite time consuming. 
handle this problem can be fur ther  s t r e s sed  i f  we note that the s a m e  
operation has to be c a r r i e d  out three t imes (R, L, C) fo r  each instant 
of t ime in  which the solution is required.  
R R  
The necessity fo r  an  efficient algorithm to 
The procedure uses  a n  algorithm for  solving monotonically inc reas -  
ing piecewise l inear r e s i s to r  networks which is descr ibed in  Reference 
5. The advantages a r e  two: 1) The occurrence of l inear r e s i s to r s  i n  
the network simplifies the computation considerably. As we expect 
an e lec t r ica l  network to have a good portion of its r e s i s to r s  l inear ,  this 
property distinguishes this algorithm f rom various i terat ion methods 
which cannot take advantage of that fact. 2) F o r  time-dependent 
sources  the algorithm computes each solution from the previous one in  
a ra ther  s imple manner which results in  a significant reduction of com- 
putation t ime. 
A simple explanation of the operation of the algorithm can be given 
using Fig.  4. 
Figure  4b descr ibes  the space of the t r e e  voltages where the lines 
correspond to the loci of the breakpoints. 
locus of the solution a s  the currents  a r e  s e t  equal to k J 
var ied  f r o m  0 to 1. We call  this curve ' 'a solution line". We note that 
the loci of the breakpoints define regions inside which the network can 
be descr ibed by an equivalent linear network. 
these equivalent networks successively a s  i t  moves along the solution 
curve f rom k = 0 to k = 1. 
6 local conductance mat r ix  of the next region (B) is found by modifying 
Figure  4a presents  a s imple piecewise l inear network. 
The thick line descr ibes  the 
and k is 
-0 
The algorithm solves 
In the f i rs t  region (A) the inverse of the 
- 1 8 -  
the mat r ix  of the region ( A )  ra ther  than by mat r ix  inversion. 
a difficult matr ix  inversion i s  performed only once and all future 
Thus 
R 3  
. 
Fig. 4 Solution of a Piecewise Linear Resistor Network 
calculations a r e  done by ma t r ix  modification with a g rea t  saving i n  
t ime. 
of computation t ime a s  compared with a n  i terat ion method whenever 
the allowed e r r o r  which terrninates the i terat ion process  defines a 
sma l l  region a s  compared with a "typical" region defined by the 
lcrr eakpoiiits . 
Experimental runs of this algorithm showed a g rea t  reduction 
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4 .  Summary and Plans for Future  Work 
We have discussed in  some detail  the analytic pa r t  of the sys tem 
In the discussion and in  plan- for simulation of nonlinear networks. 
ning the system we emphasized the minimization of computation 
t ime and the ability of the system, once completed, to be adapted to 
new uses and thus to grow, 
The program discussed here  has been wri t ten and is in  various 
stages of being debugged. 
simulation sys tem a s  well ,  
of the par t  of the sys tem which handles the display of networks on 
the Electronic Systems Laboratory display console and i t s  associated 
data s t ructure .  
opera tion. 
Work is i n  progress  on other par t s  of the 
We a r e  near completion of the planning 
By September 1965 we expect to have both par t s  i n  
Our immediate future plans a r e  f i r s t  to complete the syst,em 
p a r t  we a r e  working on now and, second, to incorporate the CADET 
system as an input device which will enable communication between 
the user and the program which is more  flexible than a s imple 
command system. 
capability along lines discussed in Section 2, mainly to include 
elements like t rans is tors  and tubes. 
Other plans include the extension of the sys tem 
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A .  THERMALLY STIMULATED EMISSION CURRENTS 
Pr ofe s sor J . G. Gottling 
Mr. W. Stewart Nicol, 
Staff Member 
A knowledge of the location and energy density of electron 
trapping levels  in  thin CdS films i s  relevant to  predicting the behavior 
of such f i lms  when used in space-charge-limited devices. 
of high-density, shallow-level t raps  a lso affects the electronic con- 
duction behavior of the contact region between thin metal  f i lms and 
thin CdS films. 
cu r ren t s  enables the trapping energies and their  energy densities 
to  be determined. 
The presence 
The measurement of thermally stimulated emission 
The r e sea rch  reported for the previous six-month interval had 
shown, f rom Fermi- leve l  analysis, the existence of two electron 
energy levels  at 0.12 eV and 0 . 3 7  eV below the conduction band. 
These were  considered to be associated with a shallow donor level 
and a normal  trapping level,  respectively. The trapping energy level 
density was anomalously high, being of the order  of 10 per c m  . The 
measurement  of the variation of dark conductivity, 
had  a l so  shown l inear  relationships in the In uD v s .  1/T curve for several  
temperature  ranges ~ suggesting the existence of discrete  activation 
energ ies .  Fur ther  r e sea rch  was, therefore ,  necessa ry  during ?he past. 
six-month interval in  o rde r :  (a)  t o  verify the predominance of the 
two energy levels  for  films deposited under the same controlled evapora- 
tion technique a s  was previously used; (b) to investigate the occurrence 
of smal le r  electron populations in other energy levels;  
any changes in  the energy level structure with changes in  evaporation 
technique, heat t reatment ,  e tc . ;  (d) to evaluate the resul ts  of the dark 
conductivity vs .  temperature  measurements ,  
22 3 
with temperature  aD’ 
(c )  t o  cor re la te  
The temperature  range over which measurements  of current  have 
been made was extended f rom the  range 77OK to 320°K to  the range 
77°K to 400°K. This was necessary for two reasons .  F i r s t ,  it  was 
-1- 
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believed that a deeper energy level corresponding to  a tempera ture  
above 3200K could be identified; secondly, the lowest values of dark  
cur ren t  at 77OK were  obtained by heating the f i lm to approximately 
400°K before cooling. 
aids the depopulation of trapping levels .  
dark current  at tempera tures  above 2400K a r e  extremely important 
since this i s  the region where the dark cu r ren t  i s  converging towards 
the value of the optically stimulated cu r ren t .  
It i s  suggested that this la t te r  process  greatly 
The values obtained for the 
The resu l t s  of the past six-month interval  show that the two 
thermally stimulated cu r ren t  peaks again appear for a l l  diodes, one 
in the vicinity of 90°K and one between 280°K and 340°K. 
energy levels calculated by the method of Bube, 
these peaks, l i e  between 0.12 eV and 0.14 eV, and between 0.37 eV and 
0.42 eV. 
level i s  still of the order  of 10 
The trapping 
corresponding to 
The trapping energy density for  the more  deeply lying 
2 2  per cm3  for all diodes measured.  
A s  was stated in the previous report ,  this anomalously high value 
should be reduced in  proportion to the photoconductive gain, i f  the 
la rge  thermally stimulated cur ren t  i s  the resu l t  of electrons circulat-  
ing through the film more  than once before suffering recombination. 
An alternative explanation that removal of holes produces a negative 
space charge in the vicinity of the blocking contact, thereby effectively 
reducing the ba r r i e r  height and increasing the thermally stimulated 
cur ren t ,  is a l so  possible. 
Energy levels  having correspondingly smal le r  thermally st imulated 
peak currents  have been found a t  0.31 eV, 0 .33 eV, and 0.34 eV, in 
the vicinity of the dominant energy level. 
An attempt has  been made to  cor re la te  t rea tment  of the surface 
of the CdS film, before deposition of the blocking electrode, with 
the trapping energy level s t ructure .  A technique w a s  introduced 
of evaporating a layer of sulfur (< 100 8 thick) directly onto the CdS 
fi lm surface at  room tempera ture .  The fi lm tempera ture  was then 
r a i sed  to 9OoC over a period of 3 minutes and cooled to room tempera-  
ture  before deposition of the blocking electrode.  
t reatment  was found to  be necessary  to produce diodes having r eve r se  
N o  further heat 
~- 
I Bube, R . H . ,  Photoconductivity of Solids, p. 294, Wiley. 
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breakdown voltages between 8 and 9 vol t s .  
0 14 eV, 0 36 eV and 0 47 eV were obtained for  diodes of this  
category The 90°K peak corresponding to 0 14 eV i s  especially 
pronounced. 
who find that inters t i t ia l  sulfur contributes to  an edge emiss ion  
cen te r  0 14 eV below the conduction band Since these diodes have 
much smal le r  dark cu r ren t s ,  the conductivity inc reases  ve ry  steeply 
in  approaching this  t empera tu re .  
Energy levels  of 
2 This  resu l t  i s  consistent with that of Ku and Kelley 
D’ F r o m  measurements  of the variation of the dark  cu r ren t ,  i 
with tempera ture ,  e lectron activation energies ,  E were  obtained 
for  tempera ture  ranges where the cu r ren t  variation of the fo rm 
i,, = iOD exp (Ea/kT) was observed to hold 
only argon ion bombardment of the CdS surface before evaporation 
of the gold blocking electrode,  values of Ea a r e  0 01 eV, 0 034 eV, 
0 043 eV for tempera tures  below 170°K and 0 04 eV, 0 33 eV and 
0 59 eV for tempera ture  above 170°K 
for  a l l  films. 
lower activation energies  were  found: typically 0 004 eV, 0 12 eV 
and  0 . 2 9  eV f o r  the highest  range of tempera ture  
of activation energ ies  for one film having only argon ion bombardment 
w a s  shown by cycling the film over the range of dark  cur ren t  m e a s u r e -  
men t s  five t imes  during a period of severa l  days 
c u r r e n t  at  77’K was different 
0 33 eV appeared, although the cur ren ts  at 77OK differed by one or 
two o r d e r s  of magnitude 
as  being due to differences in occupancy of the trapping levels  
a’ 
F o r  f i lms which had 
The value 0 33 eV was found 
h F o r  f i lms which had an evaporated sulfur l aye r ,  I, I 
The reproducibility 
F o r  each cycle the 
In all cycles E values of 0 06 eV and a 
These differences i n  cu r ren t  a r e  considered 
The spatial location of trapping centers  i s  not yet known As 
previously mentioned, high-density, shallow trapping leve ls  in the 
vicinity of a meta l -  - semi-insulating film contact affect the conduction 
proper t ies  of the contact,  It will, therefore ,  be of advantage to 
m e a s u r e  any changes i n  the  energy location of the trapping levels  
which resu l t  f rom CdS film surface t rea tments  
L 
Kulp, B ,  A , and Kelley, R H , J Appl Phys , - 31, 1057 (1960) 
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B. MEASUREMENTS OF BARRIER HEIGHT, BARRIER WIDTH, 
AND IMMOBILE ION DENSITY 
M r .  W .  Stewart Nicol, 
Staff Member 
The band s t ructure  i n  the vicinity of the thin metal--CdS film 
contact determines the l inear  or nonlinear behavior of the contact. 
Measurements of b a r r i e r  height, VD, b a r r i e r  width, t 
immobile ion density, ND, in  the vicinity of the blocking contact 
can be conveniently made by finding the variation of the junction 
incremental  capacitance with applied bias  voltage. 
and 
0’ 
During the past six-month interval a s e r i e s  of measurements  
of VD, to, and ND has  been c a r r i e d  out on three categories  of diode 
junctions. The diodes investigated were  Au-CdS-Au diodes whose 
blocking contacts were  formed, in all ca ses ,  in the region of the 
gold electrode evaporated over the CdS. 
evaporated directly onto the substrate before the CdS evaporation 
always behaved a s  an injecting electrode. 
a r e  related to the 
The gold electrode 
The three  categories  
contact-formation process  as follows: 
Category I: The injecting electrode and CdS fi lm a r e  evaporated.  
The CdS surface may then be t rea ted  by argon ion bombardment pr ior  
to the evaporation of the second electrode. 
sustained for  two minutes at 2 KV and 50 microns  p re s su re ,  and i s  
c a r r i e d  out when the film is at room tempera ture .  
evaporation of the second electrode, the complete diode s t ructure  i s  
annealed a t  3OO0C for severa l  minutes i n  a i r  a t  atmospheric p re s su re .  
It has  been verified that argon ion bombardment i s  not essential  t o  
the formation of this c l a s s  of diode, but that  for most  diodes i t  has  
enhanced the formation process .  
The ion bombardment i s  
Following the 
Category 11: The injecting electrode and CdS film a r e  evaporated, 
-5 followed by annealing at  10 mm p r e s s u r e .  Annealing t imes  and 
temperatures  range f rom 1/2 hour at  36OoC to 1 hour a t  320 C .  
film i s  then cooled to  room tempera ture  and the surface may be 
subjected to argon ion bombardment a s  for Category I .  
has  been ver i f ied that argon ion bombardment i s  not an essential  
par t  01 the formation process ,  but does enhance i t .  The second 
electrode ( -  200 to 400 3 gold) i s  then evaporated 
0 The 
Again, it 
a f t e r  the annealing. 
- 5 -  
Category 111: The injecting electrode and CdS film a r e  
evaporated,  cooled t o  room temperature ,  and an ar t i f ic ia l  --
blocking layer  of less than 100 1 sulfur i s  evaporated in  10 -5  m m  
p r e s s u r e  Follr.wing the evaporation t 3 e  substrate  i s  heated to 
9OoC over a period of 3 to  5 minutes, then cooled to  room tempera ture  
and the second electrode evaporated 
The value for V D  was  obtained by extrapolating the l inear  
2 relationship of 1/C 
Co, for z e r o  applied bias  voltage, using t 
carrier density, ND, was  found from the slope of the l inear  region 
of the curve 1/C v s  V and the theoretical  relationship 
vs  Va, in which C i s  the incremental  capacitance,  
= EA 'Go The immobile 
0 
2 
a 
All capacitance measurements  were made a t  1 Kc/s 
1. Measurements  of VD, to,  and ND at Room Temperature  
2 F o r  diodes in Category I ,  the variation of 1./C with sma l l  bias  
values  is  extremely rapid,  leading to  very  low b a r r i e r  heights F o r  
t h e s e  diodes the l inear  par t  of the curve extends only over a 100 mV 
range F o r  diodes in Categories I1 and 111 the l inear  region extends 
over  a 1-volt range, with a l e s s  rapid variation i n  1/C2 
table gives values for V 
l aye r ) ,  t and ND 
The following 
mcorrected for the presence of an insulctting D '  
0 
B a r r i e r  Height Ba r r i e r  Width Immobile Ion Density 
N per  cc  - D Diode Category V D  Volts t Angstroms 0 
I 0 02 43 0 1 0 l 6  
I1 0 .  90 2 90 10l8  
111 1 63 630 5 
The correct ion3 for the possible existence of an insulating layer  
at the surface cannot be applied since the thickness i s  not knowh exactly 
2 Goodman, A M , J Appl P h y s  , 34, 3 3 5 ,  (1963) -
-6 - 
0 
F o r  the sulfur diode an  upper bound on the thickness is 100 A, 
estimated from the amount evaporated. 
i s  then unrealistically la rge .  Therefore ,  only a fraction of the 
evaporated sulfur forms  on the surface.  In the case  of V D  = 0 . 0 2  
volt, further measurements  have to be taken to verify whether o r  
not i t  i s  anomalous. 
However, the correct ion 
2 .  Behavior of B a r r i e r  Height, B a r r i e r  Width, and Immobile 
Ion Density a t  7 7 0 r  
The measurement  of V,,, t and ND at  77OK has  been made 
0 
for a Category I1 diode. 
the diode was s tored  in darkness  for several  hours .  
r eve r se  bias voltage increased  the zero-bias  capacitance C . With 
repeated excursions of the r eve r se  bias to  the maximum value used, 
the value of C 
reached a steady value. 
incremental  capacitance with both r eve r se  and forward bias 
could be obtained. 
Before capacitance readings were taken, 
Applying a 
0 
a t  f i r s t  increased  with each excursionandfinally 
At this stage a repeatable variation of 
0 
The following table summar izes  the resu l t s .  
B a r r i e r  Height B a r r i e r  Width Immobile Ion Density 
Diode Category VD Volts to  Angstroms ND per cc 
17 I1 1.56 1000 2 x 10 
The incremental  capacitance for z e r o  bias voltage was found 
to be an increasing, l inear function of tempera ture .  
Further  measurements  in this a r e a  a r e  necessary :  (a) to  study 
the effects of a much wider range of surface t rea tments ;  
investigate the low values for V D  for  diodes in Category I; 
obtain information about surface s ta tes  through capacitance measu re -  
ments a t  various frequencies.  
(b) to  
(c)  to  
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C .  OPTICALLY MODULATED CONDUCTIVITY WITH 
VOLTAGE DE-EXCITATION 
Professor  J . G. Gottling 
Mr .  W .  Stewart Nicol, 
Mr .  Hans Jenssen,  
Staff Member 
Undergraduate Student 
Resea rch  conducted during the previous six-month interval 
had shown experimentally that the conductivity of thin CdS films 
could be increased by an order  of magnitude with optical stimulation 
and then res tored ,  or  "de-excited", to its original value by the 
application of voltage pulses.  The influence of e lec t r ic  fields on 
photoconductivity has  been reported for single c rys ta l s  of CdS, 4 , 5 , 6  
whereas  this r e sea rch  was conducted for polycrystalline evaporated 
CdS films. The interpretation of the effect of high e lec t r ic  fields on 
single c rys ta l s  is different for  different authors.  Boer and Kummel 
suggest that high electr ic  fields free electrons f rom t r aps .  
and Mark interpret  their  data as a decrease in the probability for  
retrapping. Bube indicates that this could be the resul t  of space- 
charge- l imited cur ren ts  injected by high fields.  
taken f rom decay curves with the high fields applied for a period of 
t ime of f rom one to several  minutes. Fur ther  r e sea rch  on con- 
ductivity modulation of thin CdS films was,  therefore ,  necessary  
during the past six-month interval in order :  
l a rge  a change in  conductivity can be obtained with voltage pulses; 
(b) 
ductivity and amplitude and duration of voltage pulse- -possible storage 
device applications oi the phenomenon require  that the effect of short  
de-excitation pulses be found; 
responsible for voltage de-excitation in  thin films. 
Kallmann 
Their data a r e  
(a)  to  investigate how 
to obtain the relationship between percentage change in  con- 
(c) to identify which effect i s  mainly 
This recent research  period has  shown that the photoconductive 
decay for all CdS fi lms investigated was confirmed a s  obeying the 
Kallmann, H . ,  Mark, P., Phys. Rev . ,  105, 1445, (1957). 
Boer ,  K . W . ,  Kummel, U . ,  Ann. d. Physik, - 6, 3 0 3 ,  (1957). 
-
Bube, R . H . ,  Photoconductivity of Solids, p. 292.  
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relation i -  t-a af te r  a rapid ( less  than 1 second) initial decay. 
This i s  consistent with the presence of trapping energy levels .  
It was found that voltage pulses shor te r  than 100 microseconds 
had l i t t le effect on the decay of conductivity, and this  w a s  quite 
independent of pulse height. 
the percentage change in conductivity is  proportional to the logarithm 
of the pulse length. 
"saturation" of the percentage change of conducitivity was reached; 
longer pulses did not change the conductivity fur ther .  
the reverse-bias  direction were more  effective than forward-bias 
pulses.  
F o r  pulses longer than 100 microseconds,  
When the pulse length was 100 mill iseconds,  
Pulses  in 
It was concluded that the mechanism for voltage de-excitation 
was an increase in the probability for recombination or a decrease  
in the probability for retrapping and i s  an effect of injected c a r r i e r s  
ra ther  than field excitation from trapping levels .  
agreement with the resu l t s  of Kallman and Mark. 
of resu l t s  obtained in this r e sea rch  a r e  given in  the following thesis :  
This i s  in 
Fur ther  details 
"De-Excitation of CdS F i lms  by High Elec t r ic  Fields" ,  
Hans P .  Jenssen,  S.B. Thesis ,  M.I .T . ,  (June, 1965). 
D. GRID-STRUCTURE FORMATION O F  METAL FILMS 
M r .  Anthony A .  Aponick, Jr., 
Re search  A s s i  s t  ant 
The study of metal-film structure  a s  determined by applied 
voltage and substrate  temperature  has  been concluded. 
we found that metal-fi lm grids  on CdS can be formed to dimensions 
suitable for u s e  a s  grids in  thin-film solid-state t r iodes .  The resu l t s  
of this work appear in  Technical Report  ESL-R-237, "An Investigation 
of Thin-Film Gold Structures  on CdS", by A .  Aponick. 
of this report  is  reproduced below: 
In this work 
The abs t rac t  
"Previous electron microscopic investigations of the s t ruc tures  
of gold thin-films deposited on CdS su r faces  have shown that these 
s t ructures  can be made electrically discontinuous with thermal  
t rea tments ,  This phenomenon is shown to exist  for  gold sur face  
m a s s  densities up to 30 pg/cm 2 . 
An investigation i s  made of the possibility that high electro-  
static fields can be used to exer t  sufficient force  on the 
discontinuous gold grains during annealing to  cause the 
-9 - 
formation of "bridges" between them. 
this  procedure i s  not useful for the formation of grid- 
like s t ruc tures .  
It i s  shown that 
A theoretical  t reatment  is presented which shows that 
annealing phenomena can be explained with an atomic 
gold gas model. The theory predicts that "solid- 
layer" s t ructures  a r e  not stable at  high substrate 
tempera tures .  
A means of fabricating grid-like s turctures  with 40-50 
per  cent open a r e a  and sheet res is tance of 12-50 ohms 
per square is described in detail. 
production i s  found to  be a consequence of the gas-mode1.l.' 
The method of 
E .  TRIODE CONSTRUCTION AND FORMATION O F  
BLOCKING AND GRID CONTACT 
Mr.. Anthony A. Aponick, Jr., 
Research Assistant 
P r i o r  work by our group has  established a procedure for 
obtaining thin-film metal  grids which possess  suitable aper ture  
dimensions ( z 2 0 0 0  A ac ross  the shortest distance of the aper ture)  
for  device work. 
of constructing a tr iode.  
0 
Therefore ,  i t  is reasonable to  turn to  the task  
F r o m  our work with CdS a s  an insulating film and Au or  Ag 
as a metal  grid, we can anticipate the following steps for the 
fabrication of a tr iode: 
0 
a .  A 300 A metal  cathode film i s  deposited onto a g l a s s  
substrate at  room temperature .  
A 2000-6000 A CdS film is deposited over the cathode 
with the substrate at  100°C. The deposition proceeds 
for  one hour; and the CdS insulation surface is  Type IV, 
a s  descr ibed in  Report  ESL-R-229. 
0 
b. 
c .  An oxygen glow discharge i s  applied to the sur face  
for 3 0  minutes at  a pressure of 100 microns Hg.  
The substrate temperature i s  18OoC. 
The substrate i s  heated to 4OO0C for one hour to  
form a layer  of near-intrinsic CdS at  the surface 
due to  diffusion of oxygen. 
d. 
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The above steps provide a substrate  f o r  the grid film, which 
leads  to a blocking contact between the gr id  and the CdS. 
procedure is  essentially the same whether the gr id  i s  t o  be made 
of Ag or Au. 
by: 
This  
Following s tep (d) the dielectric triode i s  completed 
e .  
f .  
g. 
h. 
The principal difficulty, which must  be overcome in order  
Deposition of a metal  gr id  fi lm 
Formation of gr id  aper tures  by heat t reatment  
Deposition of CdS onto the metal  g r id  
Deposition of a metal  anode film 
to obtain a dielectric tr iode with useful current-voltage 
character is t ics ,  is to achieve a blocking contact between the 
metal  grid film and the overlying CdS film, 
blocking contact between the grid film and the CdS fi lm underneath 
i t ,  has  been obtained. Two possible mechanisms can account for 
the formation of this blocking contact: 
The necessary  
1 .  
2 .  
Metals such a s  Ag o r  Au have a natural  tendency to  
form a blocking contact on CdS, because they behave 
a s  an impurity acceptor within the CdS. 
if some of the grid a toms penetrate into the CdS they 
reduce the effective density of donors present on 
account of sulfur deficiencies. The CdS surface i s  
then converted into more  intr insic  mater ia l .  This 
process  apparently i s  facilitated by deposition of 
the gr id  film onto the underlying CdS. 
Consequently, 
Oxygen, a residual component of the vacuum, can 
enter substitutionally into the CdS st ructure  replac-  
ing sulfur deficiencies. 
intrinsic mater ia l  a t  the surface of the insulator.  The 
occurrence of the oxygen block can  be enhanced by 
exposing the CdS surface to  an oxygen glow discharge 
before deposition of the metal  grid.  
This process  produces more  
Both of these forming processes  a r e  effective on underlying Cds .  
However, the formation of a satisfactory blocking contact between 
the gr id  and an overlying CdS film remains  to be accomplished. 
The following approaches to the solution of this problem a r e  in 
progress ;  
I 
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a .  
b .  
C .  
d. 
Sulfide formation on the grid through exposure to  H S 
Oxidation of grid surface by a heat t reatment  in 
oxygen o r  an oxygen glow discharge 
Deposition of a sulfur l a y e r  by evaporation 
Use of a p-type silicon grid with S i 0  
2 
isolation. 2 
F. FRINGE-STEP MEASUREMENTS Professor J. G. Gottling 
Mr. W. Stewart Nicol, 
Staff Me mbe r 
During routine film thickness measurements  of CdS during the 
l a s t  six-month period, we observed a step-like s t ructure  of the 
optical interference fringes a t  the edges of the CdS films, where the 
thickness gradually tapers  off t o  zero due to  shadowing of the sub- 
s t r a t e  by an evaporation mask.  If this  s t ructure  i s  a l inear  image 
of the film thickness profile,  then these observations can  imply 
that CdS films consist of crystalline layers .  At the boundary of 
each layer  a blocking contact i s  expected to occur.  
is undesirable for device-quality films, because each blocking 
contact adds unmodulated se r i e s  voltage drop to  the external 
te rmina l  character is t ics  of the device. 
This situation 
W e  have investigated this fringe s t ructure  phenomenon in 
o rde r  to  determine i f  it is related to  a s t ructural  character is t ic  
of our fi lms or  i s  simply a natural optical phenomenon. 
of CdS films with various values of thickness were  deposited and 
these were  observed with various wavelengths of monochromatic 
l ight.  The current-voltage character is t ics  of Au-CdS- Au diodes 
formed using these CdS fi lms were measured.  
direction (positive voltage applied to  the top Au electrode) the 
a r r e n t  was found to  vary a s  
A number 
In the forward 
I = Io exp {qV/akT} 
where I 
voltage, k i s  Boltzmann's constant, T i s  the temperature ,  and - a 
is a constant a s  determined from the slope of a plot of In I v s .  V .  
If crystal l ine l aye r s  exist  in the CdS film and these provide identical 
blocking contacts, then the applied voltage V would be distributed 
is a constant, q i s  the electronic charge,  V i s  the applied 
0 
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equally ac ross  each b a r r i e r .  
of a diode formed with such mater ia l  is  then expected to  have 
the above form,  where the constant a co r re l a t e s  with the number 
of crystalline b a r r i e r s .  However, the number of s teps  observed 
at the edges of the films did not cor re la te  with the value of the 
constant a .  
The current-voltage character is t ic  
- 
- 
As a resul t  of this work, we have established that the fringe 
s teps  a r e  re la ted to a natural  optical interference phenomenon 
which occurs in double -layer films . 
analysis of the double-layer interference has been wed to determine 
the relationship between fringe displacement and film thickness. 
The resul t  of the analysis i s  a nonlinear relationship which predicts  
that the interference fringes displace in a step-like manner i f  the 
fi lm thickness changes smoothly. The analysis provides a con- 
venient thickness measurement  procedure for t ransparent  films 
which does not require  an overlay contour film that might i n t e r f e re  
with subsequent use of the t ransparent  film. 
completed, and a description of the observations and theory will 
be included in  a report  current ly  being prepared.  
F resne l  reflection-coefficient 
This work i s  now 
G. NEGATIVE RESISTANCE O F  CdS FILMS 
Profe s sor  J . G, Gottling 
M r .  W .  Stewart Nicol, 
Mr .  Michael Oliver, 
Staff Member 
Unde tgraduate  Student 
A current-controlled negative res i s tance  (CCNR) has  been 
observed by our group in CdS films. 8' 9' lo '  l1  Because the pe r -  
formance of the dielectric tr iode i s  determined by the conductivity 
behavior of the CdS insulator film, i t  is important t o  understand 
8 Geppert, D.V. ,  P r o c .  1 . E . E . E .  , 51, 223, (1963). 
Chopra, K . L . ,  J .  Appl. Phys . ,  36, 184, (1965). 
- 
-
l o  Beam, W.R., Armstrong, A . L . ,  R o c .  I . E . E . E . ,  52, 300 (19b4). 
l 1  Litton, C .  W . ,  and Reynolds, D .C . ,  Phys.  Rev.,  133, A536 (1964). 
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the mechanism responsible for  this phenomenon. 
work has  been conducted toward this objective. 
Experimental  
The character is t ic  features  of the negative resis tance in CdS 
a r e  : 
a. The phenomenon is a current-controlled volt-ampere 
character is t ic  which occurs pr imari ly  with the blocking 
contact at a positive potential. 
b. Voltage peak-to-valley ratio is not pronounced and 
ranges from about 1.1 to 1.6 for our observations.  
c .  N o  pronounced temperature  dependence for operation 
near  room temperature .  
d. Transient phenomena occur for transit ion into 
and out of the highly conducting condition. 
e .  Localized damage occurs after prolonged operation 
in the ne gative - r e  si stance region. 
Various theories have been proposed to  account for th i s  
negative-resistance phenomenon. 
an avalanche mechanism similar  t o  gaseous breakdown is responsible. 
Beam and Armstrong" suggest that an ionic forming process  occurs  
in a thin (25 R )  insulating region adjacent to the electrode, convert- 
ing this region into a semiconductor. Larnpert l2 has considered 
the situation where two-car r ie r  injection occurs ,  and he shows that 
the onset of double injection produces a negative res i s tance ,  Litton 
and Reynolds l 1  believe that double injection accounts for their  
observation of negative resistance in CdS "tap" c rys ta l s  a t  low 
tempera tures .  
Chopra' has  proposed that 
The ion-drift mechanism appears to  be an unlikely explanation 
ior  our observations, since the effect i s  relatively insensitive to  
temperature .  
injection from the anode, since the b a r r i e r  for hole injection i s  
probably about 1.8 eV. 
a c r o s s  the full diode width so  that at  the voltage peak the iield is  about 
5 x 10 
The avalanche mechanism appears to be a more  reasonable explanation 
for  this effect. 
Conditions in the CdS diode a r e  not favorable for hole 
Also, the field i s  probably distributed uniformly 
4 volt/cm. Therefore ,  tunnel injection of holes is  not likely. 
Lampert ,  M. A . ,  Phys. Rev., 125,  1L - 126, (1962). 
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H. P-TYPE CdS FILMS 
Profes so r  J. G. Gottling 
Mr.  Walter Gajda, J r . ,  
Graduate Student 
P-type single c rys ta l s  of CdS have been prepared  in bulk 
samples  13' l4 by sublimation of copper doped CdS powder and by 
evaporation of Cu onto CdS with subsequent diffusion. 
h a s  been made through a Graduate Student thesis project  to f o r m  
p-type CdS films by diffusion of Cu throughout the film. 
availability of p-type CdS is of i n t e re s t  because it will permi t  
g rea t e r  versati l i ty in  device fabrication. The abs t rac t  of Mr.  Gajda's  
thesis i s  given below; the thesis i s  available a t  the M.I. T. L ibrary .  
An a t tempt  
The 
"The effects of the addition of copper to thin films of CdS 
were  investigated by a number of techniques. 
I t  was concluded that p-type CdS can be produced by a n  
amount of copper i n  the range of 1.5 - 5.0 pe r  cent by 
weight. 
strongly in  the CdS lat t ice  and n-type conduction resul ts .  
Below 1.5 p e r  cent the normal  n-type tendency of evaporated 
CdS is dominant. 
Above 5 per  cent the copper a s s e r t s  itself 
The Seebeck Effect was used  a s  a p r i m a r y  means  of 
determining c a r r i e r  type. 
were  extremely low, on the o r d e r  of 1 pV/OC. Experimental 
difficulties precluded the u s e  of the Hall  Effect; extremely 
low mobility is postulated a s  the reason  f o r  the problem 
involving Hall Effect measurements .  
Measured Seebeck coefficients 
P-N diodes were  a l so  successfully fabricated. 
reverse  character is t ics  proved to be extremely leaky. 
Capacitance w a s  inversely proportional to the one-half 
power of the reverse  bias, as expected for a n  abrupt  junction. 
However, 
Detailed information concerning t h e  diffusion kinetics of 
copper into CdS was  gathered and two hypotheses explaining 
t h e  p-type doping effect of copper were  a l so  proposed." 
3Reynolds, Greene,  Wheeler, and Hogan, Bull. Am. Phys.  SOC. ,  
1 ,  111, (1956). - 
14Woods, J .  and Champion, J . A . ,  J .  Elect .  and Control, - 7, 243 
(1959). 
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